Analog Layout Engineer (Lead) — Opportunihub
Job

Analog Layout Engineer (Lead)

Kandou AI · Reading

At a glance

Type
Job
Organisation
Kandou AI
Location
Reading
Work mode
On-site
Deadline
Rolling / not stated
Posted
13 Sep 2026

About this job

<p style="min-height:1.5em">At <strong>Kandou</strong>, we are redefining the economics of AI infrastructure. Our mission is to <strong>democratise AI by significantly reducing the Total Cost of Ownership (TCO) </strong>of hardware systems — a critical barrier to scalable adoption.</p><p style="min-height:1.5em"></p><p style="min-height:1.5em">Our proprietary <strong>MIMO-over-copper technology </strong>powers a <strong>high-performance, chiplet-based AI memory fabric </strong>that is both <strong>scalable and energy-efficient</strong>. Unlike traditional interconnects, our solution <strong>reduces power consumption significantly </strong>while preserving <strong>high bandwidth and ultra-low latency </strong>— unlocking unprecedented efficiency for AI training and inference at scale.</p><div style="min-height:1.2em;margin-top:0;margin-bottom:0"> </div><p style="min-height:1.5em">Kandou’s architecture is not just an incremental improvement — it’s a <strong>foundational shift </strong>in how AI hardware is built for the future.</p><div style="min-height:1.2em;margin-top:0;margin-bottom:0"> </div><p style="min-height:1.5em">Job title: <strong>Analog Layout Engineer (Lead)</strong></p><p style="min-height:1.5em">Location: EU/CH/UK</p><div style="min-height:1.2em;margin-top:0;margin-bottom:0"> </div><p style="min-height:1.5em"><strong>Responsibility</strong></p><ul style="min-height:1.5em"><li><p style="min-height:1.5em">Position in custom layout and verification of analog circuits, cells, blocks, and IP for multi-Gigabit high speed chip to chip communication links (SerDes up to and beyond 28Gb/s and/or memory IO) in advanced semiconductor technology nodes</p></li><li><p style="min-height:1.5em">Layout and verification of very high-speed analog circuits</p></li><li><p style="min-height:1.5em">Interact closely with the design team to understand requirements and implement solutions</p></li><li><p style="min-height:1.5em">Support IP and chip level integration</p></li><li><p style="min-height:1.5em">Support and interact with customers on requirements, and IP delivery</p></li><li><p style="min-height:1.5em">Exposure to flip-chip package technologies</p></li></ul><p style="min-height:1.5em"></p><p style="min-height:1.5em"><strong>Experience</strong></p><ul style="min-height:1.5em"><li><p style="min-height:1.5em"><strong>Must have experience in custom analog layout of circuits and blocks</strong> for multi-Gigabit serial data-link transceivers or HF/RF circuits</p></li><li><p style="min-height:1.5em"><strong>Must have expertise in layout of high-speed</strong>/frequency circuits like amplifiers, oscillators, phase-locked loops, delay-locked loops, and other fundamental building blocks like biasing, buffers, regulators, filters, data converters, etc.</p></li><li><p style="min-height:1.5em">Understanding of layout approaches and techniques for high-speed circuits, matching constraints, minimization of parasitics, power grids and ESD requirements</p></li><li><p style="min-height:1.5em">Experience on modern semiconductor process technologies including 28nm, 14/16nm, 7nm</p></li><li><p style="min-height:1.5em">User of EDA tool for design and verification like Cadence Virtuoso, Spectre/HSpice, Calibre/PVS DRC/LVS, parasitics extraction and modelling, EM, and IR drop, ESD, etc.</p></li></ul><div style="min-height:1.2em;margin-top:0;margin-bottom:0"> </div><p style="min-height:1.5em"><strong>Skills</strong></p><ul style="min-height:1.5em"><li><p style="min-height:1.5em">Self-motivated, with strong sense of ownership and responsibility. Good communicator and team player</p></li><li><p style="min-height:1.5em">Manage workload and schedules and report to internal management team</p></li><li><p style="min-height:1.5em">Background in Semiconductor Physics</p></li></ul><p style="min-height:1.5em"></p><p style="min-height:1.5em"><strong>Education</strong></p><ul style="min-height:1.5em"><li><p style="min-height:1.5em">Graduate in E.E.</p></li></ul><p style="min-height:1.5em"></p><p>Find more <a href="https://www.arbeitnow.co.uk/english-speaking-jobs">English Speaking Jobs in United Kingdom</a> on Arbeitnow</a>

How to apply

  1. 1 Read the full details above and confirm you meet the eligibility criteria.
  2. 2 Prepare your documents — an updated CV, and any cover letter, proposal or certificates required.
  3. 3 Click Apply on official site to complete your application on Kandou AI’s official page.
  4. 4 Submit as early as possible — many close once filled.
Apply on official site

Sourced from arbeitnow. Always verify details on the official website. Opportunihub never charges you to apply.

Frequently asked questions

How do I apply for Analog Layout Engineer (Lead)?

Review the full details and eligibility on this page, prepare your documents, then use the “Apply on official site” button to complete your application on Kandou AI’s official page.

Is this opportunity remote or location-based?

This opportunity is based in Reading. Check the official listing for any relocation or on-site requirements.

Is Analog Layout Engineer (Lead) free to apply for?

Opportunihub lists this Job for free. Legitimate Jobs do not ask for payment to apply — never pay a fee to submit an application.